Co-Optimization of Power Delivery Network Design for 3-D Heterogeneous Integration of RRAM-Based Compute In-Memory Accelerators
Three-dimensional heterogeneous integration (3D-HI) offers promising solutions for incorporating substantial embedded memory into cutting-edge analog compute-in-memory (CIM) AI accelerators, addressing the need for on-chip acceleration of large AI models. However, this approach faces challenges with...
Saved in:
Main Authors: | Madison Manley, James Read, Ankit Kaul, Shimeng Yu, Muhannad Bakir |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2025-01-01
|
Series: | IEEE Journal on Exploratory Solid-State Computational Devices and Circuits |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/10854426/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
3C-BASED METHODS FOR 3D GENOME ORGANIZATION ANALYSIS
by: N. R. Battulin, et al.
Published: (2014-12-01) -
A review of smart structures and adaptation of 3d printing methods for future fashion applications
by: Viktorija Diak
Published: (2024-05-01) -
DaLAMED: A Clock-Frequency and Data-Lifetime-Aware Methodology for Energy-Efficient Memory Design in Edge Devices
by: Belal Jahannia, et al.
Published: (2025-01-01) -
Energy-efficient analog-domain aggregator circuit for RRAM-based neural network accelerators
by: Khaled Humood, et al.
Published: (2025-02-01) -
Use of wood-plastic composites in 4D printing technology
by: Daša Krapež Tomec, et al.
Published: (2021-12-01)