Co-Optimization of Power Delivery Network Design for 3-D Heterogeneous Integration of RRAM-Based Compute In-Memory Accelerators
Three-dimensional heterogeneous integration (3D-HI) offers promising solutions for incorporating substantial embedded memory into cutting-edge analog compute-in-memory (CIM) AI accelerators, addressing the need for on-chip acceleration of large AI models. However, this approach faces challenges with...
Saved in:
Main Authors: | Madison Manley, James Read, Ankit Kaul, Shimeng Yu, Muhannad Bakir |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2025-01-01
|
Series: | IEEE Journal on Exploratory Solid-State Computational Devices and Circuits |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/10854426/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Energy-Accuracy Trade-Offs for Resistive In-Memory Computing Architectures
by: Saion K. Roy, et al.
Published: (2024-01-01) -
System-Technology Co-Optimization for Dense Edge Architectures Using 3-D Integration and Nonvolatile Memory
by: Leandro M. Giacomini Rocha, et al.
Published: (2024-01-01) -
Monolithic 3-D-Based Nonvolatile Associative Processor for High-Performance Energy-Efficient Computations
by: Esteban Garzon, et al.
Published: (2024-01-01) -
Improving Linearity and Symmetry of Synaptic Update Characteristics and Retentivity of Synaptic States of the Domain-Wall Device Through Addition of Edge Notches
by: Raman Hissariya, et al.
Published: (2025-01-01) -
Heterogeneous Integration Technologies for Artificial Intelligence Applications
by: Madison Manley, et al.
Published: (2024-01-01)