Robust Impedance Emulation for Transmission Line Interface in Power-Hardware-in-the-Loop Applications: Optimal Filter Approach
Power-hardware-in-the-loop (PHIL) simulation infrastructure is an invaluable tool for testing and validating emerging technologies expected to be connected to power grids. As such, PHIL closed-loop stability is a crucial factor to consider when designing its numerical interface. Recent work has show...
Saved in:
Main Authors: | Dmitry Rimorov, James Richard Forbes, Olivier Tremblay, Richard Gagnon |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2025-01-01
|
Series: | IEEE Open Journal of the Industrial Electronics Society |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/10844502/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Enhancing Microgrid Protection With Impedance-Based Blocking: An Embedded Validation on a Dual-Layer Architecture
by: Thiago S. Menezes, et al.
Published: (2025-01-01) -
CNN Accelerator Performance Dependence on Loop Tiling and the Optimum Resource-Constrained Loop Tiling
by: Chester Sungchung Park, et al.
Published: (2025-01-01) -
Distributed representations enable robust multi-timescale symbolic computation in neuromorphic hardware
by: Madison Cotteret, et al.
Published: (2025-01-01) -
Control and diagnostics of faults in hardware-software complex
by: D. A. Pankov, et al.
Published: (2018-04-01) -
The use of the SWARA method for the selection of cryptocurrency hardware
by: Trišić Marko
Published: (2018-01-01)