A Self-Checking Hardware Journal for a Fault-Tolerant Processor Architecture
We introduce a specialized self-checking hardware journal being used as a centerpiece in our design strategy to build a processor tolerant to transient faults. Fault tolerance here relies on the use of error detection techniques in the processor core together with journalization and rollback executi...
Saved in:
Main Authors: | Mohsin Amin, Abbas Ramazani, Fabrice Monteiro, Camille Diou, Abbas Dandache |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2011-01-01
|
Series: | International Journal of Reconfigurable Computing |
Online Access: | http://dx.doi.org/10.1155/2011/962062 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Low-density parity-check representation of fault-tolerant quantum circuits
by: Ying Li
Published: (2025-01-01) -
A New Efficient and Reliable Dynamically Reconfigurable Network-on-Chip
by: Cédric Killian, et al.
Published: (2012-01-01) -
Modular Self-Reconfigurable Robotic Systems: A Survey on Hardware Architectures
by: S. Sankhar Reddy Chennareddy, et al.
Published: (2017-01-01) -
Corrigendum to “Modular Self-Reconfigurable Robotic Systems: A Survey on Hardware Architectures”
by: S. Sankhar Reddy Chennareddy, et al.
Published: (2017-01-01) -
A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors
by: Shoaib Akram, et al.
Published: (2010-01-01)