PAGR: Accelerating Global Routing for VLSI Design Flow
In this paper, we present PAGR (Python Alpha Global Routing) – a solution to the global routing problem in physical synthesis based on data from the ISPD 2024 contest. Our solution constructs a weighted graph and builds a Steiner tree. To accelerate the Steiner tree search, we propose a t...
Saved in:
Main Authors: | Roman A. Solovyev, Ilya A. Mkrtchan, Dmitry V. Telpukhov, Ilya I. Shafeev, Aleksandr Y. Romanov, Yevgeniy V. Stolbikov, Alexander L. Stempkovsky |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2025-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/10829948/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
VLSI design of an irregular LDPC decoder in DTMB
by: CHEN Yun, et al.
Published: (2007-01-01) -
A New Statistical Method
for Maximum Power Estimation
in CMOS VLSI Circuits
by: N. E. Evmorfopoulos, et al.
Published: (2000-01-01) -
Hybrid genetic simulated annealing algorithm based on niching for QoS multicast routing
by: FAN Yi-ming1, et al.
Published: (2008-01-01) -
VLSI implementation of AES algorithm against differential power attack and differential fault attack
by: HAN Jun, et al.
Published: (2010-01-01) -
“Pensamentos que Vêm com Pezinhos de Pomba”: uma conversa inacabada entre George Steiner e Walter Benjamin
by: Ricardo Gil Costa Soeiro
Published: (2025-01-01)