Text this: Design of a Low-Latency <roman>d<italic>v</italic></roman>/<roman>d<italic>t</italic></roman> and <roman>d<italic>i</italic></roman>/<roman>d<italic>t</italic></roman> Closed-Loop Active Gate Driver for SiC MOSFETs With Simple Structure