Design of a Low-Latency <roman>d<italic>v</italic></roman>/<roman>d<italic>t</italic></roman> and <roman>d<italic>i</italic></roman>/<roman>d<italic>t</italic></roman> Closed-Loop Active Gate Driver for SiC MOSFETs With Simple Structure
This study addresses the issue of voltage and current overshoot in SiC MOSFET applications by proposing a novel Kelvin-source series active gate driver (AGD). The proposed AGD combines the benefits of existing structures while utilizing a closed-loop d<italic>v</italic>/d<italic>t&...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2025-01-01
|
| Series: | IEEE Open Journal of Power Electronics |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/11002771/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|