Tailoring the number of lines for IGO-channel 2T0C DRAM comparable to conventional 2-line operation 1T1C structure for highly scaled cell volume
Capacitor-less 2T0C dynamic random-access memory (DRAM) employing oxide semiconductors (OSs) as a channel has great potential in the development of highly scaled three dimensional (3D)-structured devices. However, the use of OS and such device structures presents certain challenges, including the tr...
Saved in:
| Main Authors: | Jae-Hyeok Kwag, Su-Hwan Choi, Daejung Kim, Jun-Yeoub Lee, Taewon Hwang, Hye-Jin Oh, Chang-Kyun Park, Jin-Seong Park |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IOP Publishing
2025-01-01
|
| Series: | International Journal of Extreme Manufacturing |
| Subjects: | |
| Online Access: | https://doi.org/10.1088/2631-7990/add7a3 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Dual-Mode 2T1C DRAM Process-In-Memory Architecture for Boolean and MAC Operations
by: Yerim An, et al.
Published: (2025-01-01) -
IGZO 2T1C DRAM With Low Operation Voltage and High Current Window
by: Wendong Lu, et al.
Published: (2025-01-01) -
Knockdown of DRAM2 inhibits the proliferation and migration of lung cancer cell line A549
by: LOU Haijun, TONG Zhuoyun, ZHANG Zhenyu, Aheyerk·MAHESHATI, MENG·Menggen, WUDU Muli
Published: (2025-02-01) -
SpDRAM: Efficient In-DRAM Acceleration of Sparse Matrix-Vector Multiplication
by: Jieui Kang, et al.
Published: (2024-01-01) -
A Highly Parallel DRAM Architecture to Mitigate Large Access Latency and Improve Energy Efficiency of Modern DRAM Systems
by: Tareq A. Alawneh, et al.
Published: (2024-01-01)