Leakage Immune Modified Pass Transistor Based 8T SRAM Cell in Subthreshold Region
The paper presents a novel 8T SRAM cell with access pass gates replaced with modified PMOS pass transistor logic. In comparison to 6T SRAM cell, the proposed cell achieves 3.5x higher read SNM and 2.4x higher write SNM with 16.6% improved SINM (static current noise margin) distribution at the expen...
Saved in:
Main Authors: | Priya Gupta, Anu Gupta, Abhijit Asati |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2015-01-01
|
Series: | International Journal of Reconfigurable Computing |
Online Access: | http://dx.doi.org/10.1155/2015/749816 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A novel 8T SRAM cell using PFC and PPC VS-CNTFET transistor
by: Vipin Kumar Sharma, et al.
Published: (2025-01-01) -
A Novel Edge-Map Creation Approach for Highly Accurate Pupil Localization in Unconstrained Infrared Iris Images
by: Vineet Kumar, et al.
Published: (2016-01-01) -
Stability Improvement of an Efficient Graphene Nanoribbon Field-Effect Transistor-Based SRAM Design
by: Mathan Natarajamoorthy, et al.
Published: (2020-01-01) -
Performance Optimization of Fabricated Nanosheet GAA CMOS Transistors and 6T-SRAM Cells via Source/Drain Doping Engineering
by: Xuexiang Zhang, et al.
Published: (2025-01-01) -
A Novel Algorithm for Aspect Ratio Estimation in SRAM Design to Achieve High SNM, High Speed, and Low Leakage Power
by: Sanket M. Mantrashetti, et al.
Published: (2025-01-01)