Modelling and Automated Implementation of Optimal Power Saving Strategies in Coarse-Grained Reconfigurable Architectures
This paper focuses on how to efficiently reduce power consumption in coarse-grained reconfigurable designs, to allow their effective adoption in heterogeneous architectures supporting and accelerating complex and highly variable multifunctional applications. We propose a design flow for this kind of...
Saved in:
Main Authors: | Francesca Palumbo, Tiziana Fanni, Carlo Sau, Paolo Meloni, Luigi Raffo |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2016-01-01
|
Series: | Journal of Electrical and Computer Engineering |
Online Access: | http://dx.doi.org/10.1155/2016/4237350 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A Coarse-Grained Reconfigurable Architecture with Compilation for High Performance
by: Lu Wan, et al.
Published: (2012-01-01) -
An Embedded Reconfigurable IP Core with Variable Grain Logic Cell Architecture
by: Motoki Amagasaki, et al.
Published: (2008-01-01) -
Experimental Study on the Effect of Coarse Grain Content on the Dilatancy and Particle Breakage Characteristics of Coarse-Grained Soils
by: Jun Du, et al.
Published: (2023-01-01) -
Coarse-graining amorphous plasticity: impact of rejuvenation and disorder
by: Tyukodi, Botond, et al.
Published: (2023-06-01) -
A Reconfigurable Coarse-to-Fine Approach for the Execution of CNN Inference Models in Low-Power Edge Devices
by: Auangkun Rangsikunpum, et al.
Published: (2024-01-01)