High-Performance Digital Devices Design by the ASMD-FSMD Technique for Implementation in FPGA
The paper presents an application of the ASMD-FSMD technique for designing high-performance digital circuits on the example of an implementation of sequential multipliers in reconfigurable FPGA devices. The method primarily enables multiple operations on the same variable within a single clock cycle...
Saved in:
Main Authors: | Valery Salauyou, Adam Klimowicz, Tomasz Grzes |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2025-01-01
|
Series: | Applied Sciences |
Subjects: | |
Online Access: | https://www.mdpi.com/2076-3417/15/1/410 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design and evaluation of clock-gating-based approximate multiplier for error-tolerant applications
by: Venkata Sudhakar Chowdam, et al.
Published: (2025-04-01) -
Sparse Convolution FPGA Accelerator Based on Multi-Bank Hash Selection
by: Jia Xu, et al.
Published: (2024-12-01) -
Design and FPGA implementation of an efficient parallel Turbo decoder for combining state metric calculations
by: Qian ZHANG, et al.
Published: (2022-02-01) -
V2Va +: An Efficient SystemVerilog & Verilog-to-Verilog-A Translator for Accelerated Mixed-Signal Simulation
by: Chao Wang, et al.
Published: (2024-01-01) -
Implementation of Simplified Data Encryption Standard on FPGA using VHDL
by: salim Qadir Mohammed
Published: (2022-03-01)