High-Performance Digital Devices Design by the ASMD-FSMD Technique for Implementation in FPGA
The paper presents an application of the ASMD-FSMD technique for designing high-performance digital circuits on the example of an implementation of sequential multipliers in reconfigurable FPGA devices. The method primarily enables multiple operations on the same variable within a single clock cycle...
Saved in:
| Main Authors: | , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
MDPI AG
2025-01-01
|
| Series: | Applied Sciences |
| Subjects: | |
| Online Access: | https://www.mdpi.com/2076-3417/15/1/410 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1841549333307064320 |
|---|---|
| author | Valery Salauyou Adam Klimowicz Tomasz Grzes |
| author_facet | Valery Salauyou Adam Klimowicz Tomasz Grzes |
| author_sort | Valery Salauyou |
| collection | DOAJ |
| description | The paper presents an application of the ASMD-FSMD technique for designing high-performance digital circuits on the example of an implementation of sequential multipliers in reconfigurable FPGA devices. The method primarily enables multiple operations on the same variable within a single clock cycle. The experiments were conducted using the QuartusPrime tool and Cyclone 10 LP devices, as well as Vivado tools and the Kintex UltraScale family device. The bit size of multiplicands varied from 4 to 128. A comparison of the ASMD-FSMD technique with the traditional approach using datapath with the controller has shown that the performance of the sequential multipliers increases by a factor of 2 and, for some examples, by a factor of 3. Practical recommendations for using the ASMD-FSMD technique to improve the performance of digital devices, as well as directions for further studies, are given in the conclusion. |
| format | Article |
| id | doaj-art-2c86122696a04303b7dac5e1f0aaaf5d |
| institution | Kabale University |
| issn | 2076-3417 |
| language | English |
| publishDate | 2025-01-01 |
| publisher | MDPI AG |
| record_format | Article |
| series | Applied Sciences |
| spelling | doaj-art-2c86122696a04303b7dac5e1f0aaaf5d2025-01-10T13:15:27ZengMDPI AGApplied Sciences2076-34172025-01-0115141010.3390/app15010410High-Performance Digital Devices Design by the ASMD-FSMD Technique for Implementation in FPGAValery Salauyou0Adam Klimowicz1Tomasz Grzes2Faculty of Computer Science, Bialystok University of Technology, Wiejska 45A, 15-351 Bialystok, PolandFaculty of Computer Science, Bialystok University of Technology, Wiejska 45A, 15-351 Bialystok, PolandFaculty of Computer Science, Bialystok University of Technology, Wiejska 45A, 15-351 Bialystok, PolandThe paper presents an application of the ASMD-FSMD technique for designing high-performance digital circuits on the example of an implementation of sequential multipliers in reconfigurable FPGA devices. The method primarily enables multiple operations on the same variable within a single clock cycle. The experiments were conducted using the QuartusPrime tool and Cyclone 10 LP devices, as well as Vivado tools and the Kintex UltraScale family device. The bit size of multiplicands varied from 4 to 128. A comparison of the ASMD-FSMD technique with the traditional approach using datapath with the controller has shown that the performance of the sequential multipliers increases by a factor of 2 and, for some examples, by a factor of 3. Practical recommendations for using the ASMD-FSMD technique to improve the performance of digital devices, as well as directions for further studies, are given in the conclusion.https://www.mdpi.com/2076-3417/15/1/410algorithmic state machine with datapathfinite state machine with datapathhigh-level synthesisperformanceFPGAVerilog HDL |
| spellingShingle | Valery Salauyou Adam Klimowicz Tomasz Grzes High-Performance Digital Devices Design by the ASMD-FSMD Technique for Implementation in FPGA Applied Sciences algorithmic state machine with datapath finite state machine with datapath high-level synthesis performance FPGA Verilog HDL |
| title | High-Performance Digital Devices Design by the ASMD-FSMD Technique for Implementation in FPGA |
| title_full | High-Performance Digital Devices Design by the ASMD-FSMD Technique for Implementation in FPGA |
| title_fullStr | High-Performance Digital Devices Design by the ASMD-FSMD Technique for Implementation in FPGA |
| title_full_unstemmed | High-Performance Digital Devices Design by the ASMD-FSMD Technique for Implementation in FPGA |
| title_short | High-Performance Digital Devices Design by the ASMD-FSMD Technique for Implementation in FPGA |
| title_sort | high performance digital devices design by the asmd fsmd technique for implementation in fpga |
| topic | algorithmic state machine with datapath finite state machine with datapath high-level synthesis performance FPGA Verilog HDL |
| url | https://www.mdpi.com/2076-3417/15/1/410 |
| work_keys_str_mv | AT valerysalauyou highperformancedigitaldevicesdesignbytheasmdfsmdtechniqueforimplementationinfpga AT adamklimowicz highperformancedigitaldevicesdesignbytheasmdfsmdtechniqueforimplementationinfpga AT tomaszgrzes highperformancedigitaldevicesdesignbytheasmdfsmdtechniqueforimplementationinfpga |