Parallelized Field-Programmable Gate Array Data Processing for High-Throughput Pulsed-Radar Systems

A parallelized field-programmable gate array (FPGA) architecture is proposed to realize an ultra-fast, compact, and low-cost dual-channel ultra-wideband (UWB) pulsed-radar system. This approach resolves the main shortcoming of current FPGA-based radars, namely their low processing throughput, which...

Full description

Saved in:
Bibliographic Details
Main Authors: Aaron D. Pitcher, Mihail Georgiev, Natalia K. Nikolova, Nicola Nicolici
Format: Article
Language:English
Published: MDPI AG 2025-01-01
Series:Sensors
Subjects:
Online Access:https://www.mdpi.com/1424-8220/25/1/239
Tags: Add Tag
No Tags, Be the first to tag this record!