-
1
Layout of Laminated Bus Bar for Diode Neutral Point Clamped Three-level Inverter
Published 2014-01-01Subjects: Get full text
Article -
2
Influence of Package Parasitic Parameters on Transient Current Distribution of Paralleled IGBT Chips
Published 2019-08-01Subjects: Get full text
Article -
3
Simulation Analysis and Optimization of Board-Level Power Integrity Based on PDN Impedance
Published 2024-10-01Subjects: Get full text
Article -
4
A Fast Calculation Method of Parasitic Inductances in the Bus Circuit of Double- IGBT Module Based on Double-pulse Experiment
Published 2018-01-01Subjects: “…parasitic inductance…”
Get full text
Article -
5
Effects of parasitic inductances in series-parallel topology with SiC MOFETs applied to a buck converter
Published 2025-06-01Subjects: Get full text
Article