-
1
Impact of Strain on Sub-3 nm Gate-All-Around CMOS Logic Circuit Performance Using a Neural Compact Modeling Approach
Published 2024-01-01Subjects: Get full text
Article -
2
Enhancing Interpretability of Neural Compact Models: Toward Reliable Device Modeling
Published 2024-01-01Subjects: “…Neural compact models…”
Get full text
Article