-
1
-
2
Challenges to adopting adiabatic circuits for systems‐on‐a‐chip
Published 2021-09-01Subjects: Get full text
Article -
3
Multi‐precision binary multiplier architecture for multi‐precision floating‐point multiplication
Published 2021-08-01Subjects: Get full text
Article -
4
Binary decision diagram‐based synthesis technique for improved mapping of Boolean functions inside memristive crossbar‐slices
Published 2021-03-01Subjects: Get full text
Article -
5
SD‐SHO: Security‐dominated finite state machine state assignment technique with a satisfactory level of hardware optimization
Published 2021-09-01Subjects: Get full text
Article -
6
A radix‐8 modulo 2n multiplier using area and power‐optimized hard multiple generator
Published 2021-01-01Subjects: Get full text
Article -
7
Verification of serialising instructions for security against transient execution attacks
Published 2023-07-01Subjects: Get full text
Article -
8
TVD‐PB logic circuit based on camouflaging circuit for IoT security
Published 2022-01-01Subjects: Get full text
Article -
9
Fast and low‐power leading‐one detectors for energy‐efficient logarithmic computing
Published 2021-07-01Subjects: Get full text
Article -
10
New scan compression approach to reduce the test data volume
Published 2021-07-01Subjects: Get full text
Article