-
1
A low time mismatch sampling method for time-interleaved ADC
Published 2025-02-01Subjects: Get full text
Article -
2
A 2.1 GS/s 2-Channel Pipeline-SAR ADC With Speed-Enhanced Bootstrap Switch and Low-Latency SAR Logic
Published 2025-01-01Subjects: Get full text
Article