Showing 1 - 7 results of 7 for search '"Static random-access memory"', query time: 0.04s Refine Results
  1. 1
  2. 2
  3. 3

    Digital Simulation of Superconductive Memory System Based on Hardware Description Language Modeling by S. Narendran, J. Selvakumar

    Published 2018-01-01
    “…We have modeled a memory system using Josephson Junction to attain low power consumption using low input voltage compared to conventional Complementary Metal Oxide Semiconductor-Static Random Access Memory (CMOS-SRAM). We attained the low power by connecting a shared/common bit line and using a 1-bit memory cell. …”
    Get full text
    Article
  4. 4

    CNN Accelerator Performance Dependence on Loop Tiling and the Optimum Resource-Constrained Loop Tiling by Chester Sungchung Park, Sungkyung Park

    Published 2025-01-01
    “…The analysis provides a useful insight into how to determine the tile sizes to achieve the required performance while avoiding an unnecessary static random access memory (SRAM) size increase. The paper also deals with the optimum resource-constrained loop tiling for CNN accelerators. …”
    Get full text
    Article
  5. 5

    Stability Improvement of an Efficient Graphene Nanoribbon Field-Effect Transistor-Based SRAM Design by Mathan Natarajamoorthy, Jayashri Subbiah, Nurul Ezaila Alias, Michael Loong Peng Tan

    Published 2020-01-01
    “…GNRFET can also be used as static random-access memory (SRAM) circuit design due to its remarkable electronic properties. …”
    Get full text
    Article
  6. 6

    A novel 8T SRAM cell using PFC and PPC VS-CNTFET transistor by Vipin Kumar Sharma, Abhishek Kumar

    Published 2025-01-01
    “…Abstract The 8T static random-access memory (SRAM) cell using carbon nanotube technology, positive feedback, and dynamic supply voltage scaling are presented in this work. …”
    Get full text
    Article
  7. 7

    A Novel Algorithm for Aspect Ratio Estimation in SRAM Design to Achieve High SNM, High Speed, and Low Leakage Power by Sanket M. Mantrashetti, Arunkumar P Chavan, Prakash Pawar, H. V. Ravish Aradhya, Omkar S. Powar

    Published 2025-01-01
    “…This paper introduces a novel algorithm for optimizing transistor sizing in static random-access memory (SRAM) to enhance speed, improve Static Noise Margin (SNM), and reduce leakage power consumption. …”
    Get full text
    Article