-
1
SRAM and Mixed-Signal Logic With Noise Immunity in 3-nm Nano-Sheet Technology
Published 2025-01-01Subjects: “…Compute-in-memory (CIM)…”
Get full text
Article -
2
Improving Linearity and Symmetry of Synaptic Update Characteristics and Retentivity of Synaptic States of the Domain-Wall Device Through Addition of Edge Notches
Published 2025-01-01Subjects: “…Compute-in-memory (CIM) arrays…”
Get full text
Article -
3
Co-Optimization of Power Delivery Network Design for 3-D Heterogeneous Integration of RRAM-Based Compute In-Memory Accelerators
Published 2025-01-01Subjects: Get full text
Article -
4
A High-Efficiency Charge-Domain Compute-in-Memory 1F1C Macro Using 2-bit FeFET Cells for DNN Processing
Published 2024-01-01Subjects: Get full text
Article -
5
Ferroelectric Transistor-Based Synaptic Crossbar Arrays: The Impact of Ferroelectric Thickness and Device-Circuit Interactions
Published 2024-01-01Subjects: “…Computing-in-memory (CiM)…”
Get full text
Article -
6
Accuracy Improvement With Weight Mapping Strategy and Output Transformation for STT-MRAM-Based Computing-in-Memory
Published 2024-01-01Subjects: Get full text
Article -
7
MESO-CMOS Hybrid Circuits With Time-Multiplexing Technique for Energy and Area-Efficient Computing in Memory
Published 2025-01-01Subjects: Get full text
Article