Text this: Method for reducing the complexity of clock domain crossing design and its verification in system-on-chips