Gate Dielectric Engineering Using Stacked Gate Dielectric in U-Shaped Gate Tunnel FET
In this paper, an innovative approach for the performance enhancement of tunnel field-effect transistors (TFETs) is presented with the introduction of the stacked gate oxide U-shaped tunnel FET (SUTFET). This novel design incorporates a unique combination of titanium dioxide (TiO2) and silicon dioxi...
Saved in:
| Main Authors: | Sina Mehrad, Hamid Reza Yaghobi, Kaveh Eyvazi, Mohammad Azim Karami |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2025-01-01
|
| Series: | IET Circuits, Devices and Systems |
| Online Access: | http://dx.doi.org/10.1049/cds2/5014133 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Effects of High-k Dielectrics with Metal Gate for Electrical Characteristics of SOI TRI-GATE FinFET Transistor
by: Fatima Zohra Rahou, et al.
Published: (2016-11-01) -
Interface Engineering and Gate Dielectric Engineering for High Performance Ge MOSFETs
by: Jiabao Sun, et al.
Published: (2015-01-01) -
Comparative Assessment of Trap Charges Effect on Triple Hybrid Metal Gate Dielectric Modulated Junctionless Gate All Around Nanowire FET-Based Biosensor
by: Mekonnen Getnet Yirak, et al.
Published: (2025-01-01) -
Reliability Express Control of the Gate Dielectric of Semiconductor Devices
by: V. A. Solodukha, et al.
Published: (2018-12-01) -
Design of Ultrasmall Plasmonic Logic Gates Based on Single Nanoring Dielectric-Metal-Dielectric Waveguide
by: Salma Ali Sadeq, et al.
Published: (2023-01-01)