Floorplacement for Partial Reconfigurable FPGA-Based Systems
We presented a resource- and configuration-aware floorplacement framework, tailored for Xilinx Virtex 4 and 5 FPGAs, using an objective function based on external wirelength. Our work aims at identifying groups of Reconfigurable Functional Units that are likely to be configured in the same chip area...
Saved in:
| Main Authors: | A. Montone, M. D. Santambrogio, F. Redaelli, D. Sciuto |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2011-01-01
|
| Series: | International Journal of Reconfigurable Computing |
| Online Access: | http://dx.doi.org/10.1155/2011/483681 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
An ILP Formulation for the Task Graph Scheduling Problem Tailored to Bi-Dimensional Reconfigurable Architectures
by: F. Redaelli, et al.
Published: (2009-01-01) -
Using Partial Reconfiguration and Message Passing to Enable FPGA-Based Generic Computing Platforms
by: Manuel Saldaña, et al.
Published: (2012-01-01) -
Mitigating side channel attacks on FPGA through deep learning and dynamic partial reconfiguration
by: Sesibhushana Rao Bommana, et al.
Published: (2025-04-01) -
Efficient reconfigurable regions management method for adaptive and dynamic FPGA based systems
by: Marwa Hannachi, et al.
Published: (2017-11-01) -
Reconfigurable FPGA-based embedded Web services as distributed computational nodes
by: Robert Brzoza-Woch, et al.
Published: (2015-10-01)