Method for synthesizing a logic element that implements several functions simultaneously
Objectives. The basic element of a field-programmable gate array is a lookup table (LUT). While in canonical normal form LUTs generally implement only one logical function for a given configuration, in this case, there is always an inactive pass transistor element. Moreover, using a single LUT for a...
Saved in:
Main Authors: | S. I. Sovetov, S. F. Tyurin |
---|---|
Format: | Article |
Language: | Russian |
Published: |
MIREA - Russian Technological University
2023-06-01
|
Series: | Российский технологический журнал |
Subjects: | |
Online Access: | https://www.rtj-mirea.ru/jour/article/view/699 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Fast approximation of the top‐k items in data streams using FPGAs
by: Ali Ebrahim, et al.
Published: (2023-03-01) -
Efficient FPGA based architecture for high‐order FIR filtering using simultaneous DSP and LUT reduced utilization
by: Mountassar Maamoun, et al.
Published: (2021-08-01) -
Multi‐precision binary multiplier architecture for multi‐precision floating‐point multiplication
by: Geetam Singh Tomar, et al.
Published: (2021-08-01) -
FPGA‐based implementation of floating point processing element for the design of efficient FIR filters
by: Tintu Mary John, et al.
Published: (2021-07-01) -
Performance evaluation of the SM4 cipher based on field‐programmable gate array implementation
by: Sa'ed Abed, et al.
Published: (2021-03-01)