A Decimal Floating-Point Accurate Scalar Product Unit with a Parallel Fixed-Point Multiplier on a Virtex-5 FPGA
Decimal Floating Point operations are important for applications that cannot tolerate errors from conversions between binary and decimal formats, for instance, commercial, financial, and insurance applications. In this paper, we present a parallel decimal fixed-point multiplier designed to exploit t...
Saved in:
Main Authors: | Malte Baesler, Sven-Ole Voigt, Thomas Teufel |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2010-01-01
|
Series: | International Journal of Reconfigurable Computing |
Online Access: | http://dx.doi.org/10.1155/2010/357839 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Design and Implementation of Radar Cross-Section Models on a Virtex-6 FPGA
by: B. U. V. Prashanth
Published: (2014-01-01) -
Multi‐precision binary multiplier architecture for multi‐precision floating‐point multiplication
by: Geetam Singh Tomar, et al.
Published: (2021-08-01) -
FPGA‐based implementation of floating point processing element for the design of efficient FIR filters
by: Tintu Mary John, et al.
Published: (2021-07-01) -
Teaching of decimal positional number system and decimal fractions in the 5-th grade
by: Albertas Bakštys, et al.
Published: (2002-12-01) -
A Vector-Like Reconfigurable Floating-Point Unit for the Logarithm
by: Nikolaos Alachiotis, et al.
Published: (2011-01-01)