A New Efficient and Reliable Dynamically Reconfigurable Network-on-Chip
We present a new reliable Network-on-Chip (NoC) suitable for Dynamically Reconfigurable Multiprocessors on Chip systems. The proposed NoC is based on routers performing online error detection of routing algorithm and data packet errors. Our work focuses on adaptive routing algorithms which allow to...
Saved in:
| Main Authors: | , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2012-01-01
|
| Series: | Journal of Electrical and Computer Engineering |
| Online Access: | http://dx.doi.org/10.1155/2012/843239 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1832556420508155904 |
|---|---|
| author | Cédric Killian Camel Tanougast Fabrice Monteiro Abbas Dandache |
| author_facet | Cédric Killian Camel Tanougast Fabrice Monteiro Abbas Dandache |
| author_sort | Cédric Killian |
| collection | DOAJ |
| description | We present a new reliable Network-on-Chip (NoC) suitable for Dynamically Reconfigurable Multiprocessors on Chip systems. The proposed NoC is based on routers performing online error detection of routing algorithm and data packet errors. Our work focuses on adaptive routing algorithms which allow to bypass faulty components or processor elements dynamically implemented inside the network. The proposed routing error detection mechanism allows to distinguish routing errors from bypasses of faulty components. The new router architecture is based on additional diagonal state indications and specific logic blocks allowing the reliable operation of the NoC. The main originality in the proposed NoC is that only the permanently faulty parts of the routers are disconnected. Therefore, our approach maintains a high run time throughput in the NoC without data packet loss thanks to a self-loopback mechanism inside each router. |
| format | Article |
| id | doaj-art-f72af9bd15504893a4964ddd2cadc435 |
| institution | Kabale University |
| issn | 2090-0147 2090-0155 |
| language | English |
| publishDate | 2012-01-01 |
| publisher | Wiley |
| record_format | Article |
| series | Journal of Electrical and Computer Engineering |
| spelling | doaj-art-f72af9bd15504893a4964ddd2cadc4352025-02-03T05:45:31ZengWileyJournal of Electrical and Computer Engineering2090-01472090-01552012-01-01201210.1155/2012/843239843239A New Efficient and Reliable Dynamically Reconfigurable Network-on-ChipCédric Killian0Camel Tanougast1Fabrice Monteiro2Abbas Dandache3Laboratory of Interfaces, Sensors, and Microelectronics (LICM), University of Lorraine, EA 1776, 57070 Metz, FranceLaboratory of Interfaces, Sensors, and Microelectronics (LICM), University of Lorraine, EA 1776, 57070 Metz, FranceLaboratory of Interfaces, Sensors, and Microelectronics (LICM), University of Lorraine, EA 1776, 57070 Metz, FranceLaboratory of Interfaces, Sensors, and Microelectronics (LICM), University of Lorraine, EA 1776, 57070 Metz, FranceWe present a new reliable Network-on-Chip (NoC) suitable for Dynamically Reconfigurable Multiprocessors on Chip systems. The proposed NoC is based on routers performing online error detection of routing algorithm and data packet errors. Our work focuses on adaptive routing algorithms which allow to bypass faulty components or processor elements dynamically implemented inside the network. The proposed routing error detection mechanism allows to distinguish routing errors from bypasses of faulty components. The new router architecture is based on additional diagonal state indications and specific logic blocks allowing the reliable operation of the NoC. The main originality in the proposed NoC is that only the permanently faulty parts of the routers are disconnected. Therefore, our approach maintains a high run time throughput in the NoC without data packet loss thanks to a self-loopback mechanism inside each router.http://dx.doi.org/10.1155/2012/843239 |
| spellingShingle | Cédric Killian Camel Tanougast Fabrice Monteiro Abbas Dandache A New Efficient and Reliable Dynamically Reconfigurable Network-on-Chip Journal of Electrical and Computer Engineering |
| title | A New Efficient and Reliable Dynamically Reconfigurable Network-on-Chip |
| title_full | A New Efficient and Reliable Dynamically Reconfigurable Network-on-Chip |
| title_fullStr | A New Efficient and Reliable Dynamically Reconfigurable Network-on-Chip |
| title_full_unstemmed | A New Efficient and Reliable Dynamically Reconfigurable Network-on-Chip |
| title_short | A New Efficient and Reliable Dynamically Reconfigurable Network-on-Chip |
| title_sort | new efficient and reliable dynamically reconfigurable network on chip |
| url | http://dx.doi.org/10.1155/2012/843239 |
| work_keys_str_mv | AT cedrickillian anewefficientandreliabledynamicallyreconfigurablenetworkonchip AT cameltanougast anewefficientandreliabledynamicallyreconfigurablenetworkonchip AT fabricemonteiro anewefficientandreliabledynamicallyreconfigurablenetworkonchip AT abbasdandache anewefficientandreliabledynamicallyreconfigurablenetworkonchip AT cedrickillian newefficientandreliabledynamicallyreconfigurablenetworkonchip AT cameltanougast newefficientandreliabledynamicallyreconfigurablenetworkonchip AT fabricemonteiro newefficientandreliabledynamicallyreconfigurablenetworkonchip AT abbasdandache newefficientandreliabledynamicallyreconfigurablenetworkonchip |