2.4 GHz CMOS Power Amplifier with Mode-Locking Structure to Enhance Gain
We propose a mode-locking method optimized for the cascode structure of an RF CMOS power amplifier. To maximize the advantage of the typical mode-locking method in the cascode structure, the input of the cross-coupled transistor is modified from that of a typical mode-locking structure. To prove the...
Saved in:
Main Authors: | Changhyun Lee, Changkun Park |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2014-01-01
|
Series: | The Scientific World Journal |
Online Access: | http://dx.doi.org/10.1155/2014/967181 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
The Design of an Ultralow-Power Ultra-wideband (5 GHz–10 GHz) Low Noise Amplifier in 0.13 μm CMOS Technology
by: Hemad Heidari Jobaneh
Published: (2020-01-01) -
An Ultra-Low-Power 2.4 GHz All-Digital Phase-Locked Loop With Injection-Locked Frequency Multiplier and Continuous Frequency Tracking
by: Muhammad Riaz Ur Rehman, et al.
Published: (2021-01-01) -
An Approach to Increase Power-Added Efficiency in a 5 GHz Class E Power Amplifier in 0.18 µm CMOS Technology
by: Hemad Heidari Jobaneh
Published: (2023-01-01) -
Continuous-Time ΣΔ ADC with Implicit Variable Gain Amplifier for CMOS Image Sensor
by: Fang Tang, et al.
Published: (2014-01-01) -
Design of Microstrip Antenna Integrating 24 GHz and 77 GHz Compact High-Gain Arrays
by: Junli Zhu, et al.
Published: (2025-01-01)