A 128 Gbps PAM‐4 feed forward equaliser with optimized 1UI pulse generator in 65 nm CMOS
Saved in:
Main Authors: | Jiawei Wang, Hao Xu, Ziqiang Wang, Haikun Jia, Hanjun Jiang, Chun Zhang, Zhihua Wang |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2023-05-01
|
Series: | IET Circuits, Devices and Systems |
Online Access: | https://doi.org/10.1049/cds2.12151 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A 1–5 GHz 22 mW receiver frontend with active‐feedback baseband and voltage‐commutating mixers in 65 nm CMOS
by: Benqing Guo, et al.
Published: (2022-10-01) -
Cryogenic Characterization of Low-Frequency Noise in 40-nm CMOS
by: Gerd Kiene, et al.
Published: (2024-01-01) -
Machine Learning-Based Modeling of Hot Carrier Injection in 40 nm CMOS Transistors
by: Xhesila Xhafa, et al.
Published: (2024-01-01) -
Fully CMOS Boost Converter Operating at 2.65 GHz for Photovoltaic Energy Harvesting
by: Pedro Mendonca Dos Santos, et al.
Published: (2025-01-01) -
A Glitch-Free Novel DET-FF in 22 nm CMOS for Low-Power Application
by: Sumitra Singar, et al.
Published: (2018-01-01)