Design of multi-decimation rate digital filter for sigma-delta ADC
Based on the standard 0.18 μm process, a digital decimation filter applied to the Sigma-Delta analog-to-digital converter is designed, which can change the decimation rate and adapt to different signal bandwidths. The filter adopts multi-stage decimation and consists of a cascaded integrator comb fi...
Saved in:
| Main Authors: | Wang Yao, Bu Gang |
|---|---|
| Format: | Article |
| Language: | zho |
| Published: |
National Computer System Engineering Research Institute of China
2022-01-01
|
| Series: | Dianzi Jishu Yingyong |
| Subjects: | |
| Online Access: | http://www.chinaaet.com/article/3000145086 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Improving Passband Characteristics in Chebyshev Sharpened Comb Decimation Filters
by: Gordana Jovanovic Dolecek, et al.
Published: (2024-12-01) -
Design and Implementation of High-Speed Carry Look-Ahead Decimal Adder (CLDA) Using CMOS Technology
by: Abdelsalam Al Share, et al.
Published: (2025-01-01) -
DE LA VARA AL METRO: La recepción del Sistema Métrico Decimal en la escuela española del siglo XIX
by: Ruiz, J. G.
Published: (2016-06-01) -
Dewey Decimal Classification 2020 Volume 1 /
by: Dewey, Melvil
Published: (2020) -
Dewey Decimal Classification 2020 Volume 2 /
by: Dewey, Melvil
Published: (2020)