Design and Performance Analysis of Improved FIR Filter using Ultra-Scale FPGA
It is discussed in many studies and demonstrated in many pieces of research that based on certain applications, analog design of filter has several issues including complex design, re-use limitations, and accuracy of generating the output at various frequencies. Therefore, instead of analog filter...
Saved in:
| Main Authors: | Bhagwan Das, Javed Ali, Mahendar Kumar, Dileep Kumar, Muhammad Zakir Shaikh |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Sir Syed University of Engineering and Technology, Karachi.
2022-06-01
|
| Series: | Sir Syed University Research Journal of Engineering and Technology |
| Subjects: | |
| Online Access: | http://www.sirsyeduniversity.edu.pk/ssurj/rj/index.php/ssurj/article/view/414 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Sparse FIR Filter Design using Double Generalized Orthogonal Matching Pursuit (DGOMP)
by: Samuel Farayola Kolawole, et al.
Published: (2024-08-01) -
Optimization of Adaptive Median Filter and FPGA Implementation
by: WANG Li-hong, et al.
Published: (2021-10-01) -
Functional Verification of Extended Kalman Filter on FPGA for Railway Wheelset Parameters Estimation
by: Khakoo Mal, et al.
Published: (2025-01-01) -
Synthesis of FPGA architectures of block lifting-based filter banks in quaternion algebra (part 2)
by: E. V. Rybenkov, et al.
Published: (2018-09-01) -
SYNTHESIS OF FPGA ARCHITECTURES OF BLOCK LIFTING-BASED FILTER BANKS IN QUATERNION ALGEBRA (PART 1)
by: E. V. Rybenkov, et al.
Published: (2018-06-01)