A Side-Channel Protected and High-Performance Hardware Implementation for EdDSA25519
This paper presents a high-performance and secure hardware implementation of the Edwards-Curve Digital Signature Algorithm (EdDSA25519). Using the fixed-base signed multi-comb and the k-ary algorithms for scalar multiplication, the proposed design achieves 307%, 253%, and 48% faster performance in k...
Saved in:
| Main Authors: | Pablo Navarro-Torrero, Eros Camacho-Ruiz, Macarena C. Martinez-Rodriguez, Piedad Brox-Jimenez |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2025-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/11059939/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Accelerating EdDSA Signature Verification with Faster Scalar Size Halving
by: Muhammad ElSheikh, et al.
Published: (2025-06-01) -
A Resource-Efficient Edwards25519 Point Multiplication Technique for Resource-Constrained Devices
by: Nawras H. Sabbry, et al.
Published: (2025-01-01) -
Lightweight Elliptic Curve Cryptography Accelerator Over 25519 Curves
by: Piljoo Choi, et al.
Published: (2025-01-01) -
A Compact 3-Stage Pipelined Hardware Accelerator for Point Multiplication of Binary Elliptic Curves Over GF(2<sup>233</sup>)
by: Mohammad Mazyad Hazzazi, et al.
Published: (2024-01-01) -
OPTIMSM: FPGA hardware accelerator for Zero-Knowledge MSM
by: Xander Pottier, et al.
Published: (2025-03-01)