Design and Analysis of On-Chip Reconfigurable SCVR With Wide Output Voltage Range for SoCs

A comprehensive framework for the analysis and design of reconfigurable two-phase switched-capacitor (SC) dc-dc converters is introduced. Initially, a generalized approach leveraging graph theory and network analysis is presented, enabling the enumeration of all possible ideal conversion ratios for...

Full description

Saved in:
Bibliographic Details
Main Authors: Sunita Saini, Davinder Singh Saini, Vipin Balyan
Format: Article
Language:English
Published: IEEE 2025-01-01
Series:IEEE Access
Subjects:
Online Access:https://ieeexplore.ieee.org/document/11104100/
Tags: Add Tag
No Tags, Be the first to tag this record!
_version_ 1849389949477978112
author Sunita Saini
Davinder Singh Saini
Vipin Balyan
author_facet Sunita Saini
Davinder Singh Saini
Vipin Balyan
author_sort Sunita Saini
collection DOAJ
description A comprehensive framework for the analysis and design of reconfigurable two-phase switched-capacitor (SC) dc-dc converters is introduced. Initially, a generalized approach leveraging graph theory and network analysis is presented, enabling the enumeration of all possible ideal conversion ratios for a given SC converter topology. This methodology extends the performance boundaries of two-phase SC converters, leading to the proposal of a reconfigurable, two-phase SC dc-dc converter. The proposed converter incorporates a programmable, optimized switching configuration that enhances the number of achievable ideal conversion ratios for a fixed set of capacitors and switching states. This flexibility enables the converter to operate with high efficiency across a broad spectrum of operating conditions while achieving significantly high step-down conversion ratios. This work presents a reconfigurable, fully integrated, two-phase interleaved switched-capacitor voltage regulator (SCVR) with an on-die MIM capacitor intended for low-power system-on-chips (SoCs). High power density and efficiency are made possible in on-chip switched-capacitor (SC) converter implementations using MIM capacitors with a low bottom-plate parasitic. The charge-multiplier model for reconfigurable SCVR is investigated and verified through modeling and simulation. With varying power supplies of 1.24 V, 1.15 V, and 1.03 V, a reconfigurable SCVR having four voltage conversion ratios (VCRs) has been designed to provide dynamic voltage scaling (DVS) of many-core microprocessors on a per-core basis. Further, the converter’s parasitic and charge-sharing losses are efficiently reduced by utilizing switch and frequency scaling techniques. The proposed SCVR is reconfigured into four gain topologies having VCRs 5:4, 4:3, 3:2, and 1:1 respectively. The nominal output voltage of the converter ranges from 0.6 V to 1 V, from three different power supplies. The proposed converter has a maximum load current of 625 mA and a peak efficiency of 81.09%. Further, it delivers load current ranging from 200 mA to 625 mA with an efficiency greater than 70%. To validate the design, it is developed and simulated using a 22 nm CMOS process. MATLAB and PSpice simulation tools are used to verify the results.
format Article
id doaj-art-e396067e236245c7b53ff687da430331
institution Kabale University
issn 2169-3536
language English
publishDate 2025-01-01
publisher IEEE
record_format Article
series IEEE Access
spelling doaj-art-e396067e236245c7b53ff687da4303312025-08-20T03:41:49ZengIEEEIEEE Access2169-35362025-01-011313725513727010.1109/ACCESS.2025.359399711104100Design and Analysis of On-Chip Reconfigurable SCVR With Wide Output Voltage Range for SoCsSunita Saini0https://orcid.org/0009-0002-9339-6181Davinder Singh Saini1https://orcid.org/0000-0003-3177-1193Vipin Balyan2https://orcid.org/0000-0002-5032-8966Department of Electronics and Communication Engineering, Chandigarh College of Engineering and Technology, Chandigarh, IndiaDepartment of Electronics and Communication Engineering, Chandigarh College of Engineering and Technology, Chandigarh, IndiaDepartment of Electrical, Electronics, and Computer Engineering, Cape Peninsula University of Technology, Bellville Campus, Cape Town, South AfricaA comprehensive framework for the analysis and design of reconfigurable two-phase switched-capacitor (SC) dc-dc converters is introduced. Initially, a generalized approach leveraging graph theory and network analysis is presented, enabling the enumeration of all possible ideal conversion ratios for a given SC converter topology. This methodology extends the performance boundaries of two-phase SC converters, leading to the proposal of a reconfigurable, two-phase SC dc-dc converter. The proposed converter incorporates a programmable, optimized switching configuration that enhances the number of achievable ideal conversion ratios for a fixed set of capacitors and switching states. This flexibility enables the converter to operate with high efficiency across a broad spectrum of operating conditions while achieving significantly high step-down conversion ratios. This work presents a reconfigurable, fully integrated, two-phase interleaved switched-capacitor voltage regulator (SCVR) with an on-die MIM capacitor intended for low-power system-on-chips (SoCs). High power density and efficiency are made possible in on-chip switched-capacitor (SC) converter implementations using MIM capacitors with a low bottom-plate parasitic. The charge-multiplier model for reconfigurable SCVR is investigated and verified through modeling and simulation. With varying power supplies of 1.24 V, 1.15 V, and 1.03 V, a reconfigurable SCVR having four voltage conversion ratios (VCRs) has been designed to provide dynamic voltage scaling (DVS) of many-core microprocessors on a per-core basis. Further, the converter’s parasitic and charge-sharing losses are efficiently reduced by utilizing switch and frequency scaling techniques. The proposed SCVR is reconfigured into four gain topologies having VCRs 5:4, 4:3, 3:2, and 1:1 respectively. The nominal output voltage of the converter ranges from 0.6 V to 1 V, from three different power supplies. The proposed converter has a maximum load current of 625 mA and a peak efficiency of 81.09%. Further, it delivers load current ranging from 200 mA to 625 mA with an efficiency greater than 70%. To validate the design, it is developed and simulated using a 22 nm CMOS process. MATLAB and PSpice simulation tools are used to verify the results.https://ieeexplore.ieee.org/document/11104100/Dc-dc converterpower managementreconfigurable SCVRseries-parallelswitched-capacitor
spellingShingle Sunita Saini
Davinder Singh Saini
Vipin Balyan
Design and Analysis of On-Chip Reconfigurable SCVR With Wide Output Voltage Range for SoCs
IEEE Access
Dc-dc converter
power management
reconfigurable SCVR
series-parallel
switched-capacitor
title Design and Analysis of On-Chip Reconfigurable SCVR With Wide Output Voltage Range for SoCs
title_full Design and Analysis of On-Chip Reconfigurable SCVR With Wide Output Voltage Range for SoCs
title_fullStr Design and Analysis of On-Chip Reconfigurable SCVR With Wide Output Voltage Range for SoCs
title_full_unstemmed Design and Analysis of On-Chip Reconfigurable SCVR With Wide Output Voltage Range for SoCs
title_short Design and Analysis of On-Chip Reconfigurable SCVR With Wide Output Voltage Range for SoCs
title_sort design and analysis of on chip reconfigurable scvr with wide output voltage range for socs
topic Dc-dc converter
power management
reconfigurable SCVR
series-parallel
switched-capacitor
url https://ieeexplore.ieee.org/document/11104100/
work_keys_str_mv AT sunitasaini designandanalysisofonchipreconfigurablescvrwithwideoutputvoltagerangeforsocs
AT davindersinghsaini designandanalysisofonchipreconfigurablescvrwithwideoutputvoltagerangeforsocs
AT vipinbalyan designandanalysisofonchipreconfigurablescvrwithwideoutputvoltagerangeforsocs