A Substrate-and-Gate Triggering NMOS Device for High ESD Reliability in Deep Submicrometer Technology
A substrate-and-gate triggering scheme which utilizes dynamic threshold principle is proposed for an ESD NMOS structure. This scheme enhances the device reliability performance in terms of higher second breakdown current and both reduced holding voltage/triggering voltage as well as elimination of g...
Saved in:
| Main Authors: | , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2013-01-01
|
| Series: | Advances in Materials Science and Engineering |
| Online Access: | http://dx.doi.org/10.1155/2013/905686 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|