Optimization and Characterization of CMOS for Ultra Low Power Applications
Aggressive voltage scaling into the subthreshold operating region holds great promise for applications with strict energy budget. However, it has been established that higher speed superthreshold device is not suitable for moderate performance subthreshold circuits. The design constraint for selecti...
Saved in:
| Main Authors: | Mohd. Ajmal Kafeel, S. D. Pable, Mohd. Hasan, M. Shah Alam |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2015-01-01
|
| Series: | Journal of Nanotechnology |
| Online Access: | http://dx.doi.org/10.1155/2015/395090 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Ultra‐low‐power, high PSRR CMOS voltage reference with negative feedback
by: Yanhan Zeng, et al.
Published: (2017-11-01) -
CMOS Low-Power Optical Transceiver for Short Reach
by: Ruixuan Yang, et al.
Published: (2025-05-01) -
Cryogenic Characterization of Low-Frequency Noise in 40-nm CMOS
by: Gerd Kiene, et al.
Published: (2024-01-01) -
An Ultra-Low-Power Static Contention-Free 25-Transistor True Single-Phase-Clocked Flip-Flop in 55 nm CMOS
by: Jiliang Liu, et al.
Published: (2024-01-01) -
Design Issues for Low Voltage Low Power CMOS Folded Cascode LNAs
by: Ehsan Kargaran, et al.
Published: (2024-02-01)