Compact XOR/XNOR-Based Adders and BNNs Utilizing Drain-Erase Scheme in Ferroelectric FETs
ABSTRACT Compact and energy-efficient computing avenues such as in-memory computing and processing-in-memory (PIM) are being actively explored to address the limitations of the sparse vonNeumann computing systems. The recent advancements in the field of emerging non-volatile memories (e-NVMs), such...
Saved in:
| Main Authors: | Musaib Rafiq, Yogesh Singh Chauhan, Shubham Sahay |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2025-01-01
|
| Series: | IEEE Journal of the Electron Devices Society |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/10752562/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Exploiting drain-erase scheme in ferroelectric FETs for logic-in-memory
by: Musaib Rafiq, et al.
Published: (2025-01-01) -
CNTFET-Based Design of a High-Efficient Full Adder Using XOR Logic
by: Seyedehsomayeh Hatefinasab
Published: (2016-12-01) -
Efficient Implementation of Mahalanobis Distance on Ferroelectric FinFET Crossbar for Outlier Detection
by: Musaib Rafiq, et al.
Published: (2024-01-01) -
Simulation and Performance Analysis of 32 nm FinFet based 4-Bit Carry Look Adder
by: S. Rashid, et al.
Published: (2017-10-01) -
AI-Assisted Design of Drain-Extended FinFET With Stepped Field Plate for Multi-Purpose Applications
by: Xiaoyun Huang, et al.
Published: (2025-01-01)