Interface design of HART modulation and demodulation chip
In order to adapt to the current factory equipment, aiming at the huge amount of equipment and data transmission, this paper designs a new HART modulation and demodulation core interface, which uses AXI4 bus interface to replace the traditional UART interface to accelerate the communication speed be...
Saved in:
| Main Authors: | Zhang Liguo, Li Fukun, Yan Wei, Liu Qiang, Wang Xuedi |
|---|---|
| Format: | Article |
| Language: | zho |
| Published: |
National Computer System Engineering Research Institute of China
2022-04-01
|
| Series: | Dianzi Jishu Yingyong |
| Subjects: | |
| Online Access: | http://www.chinaaet.com/article/3000148309 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Hardware/Software Implementation of a Chip-to-Chip Communication Protocol Based on SPDM
by: Kais Belwafi, et al.
Published: (2024-01-01) -
A Novel 3D Mesh-Based NoC Architecture for Performance Improvement
by: Navid Habibi, et al.
Published: (2022-06-01) -
Method for reducing the complexity of clock domain crossing design and its verification in system-on-chips
by: Dan LIU, et al.
Published: (2012-11-01) -
Method for reducing the complexity of clock domain crossing design and its verification in system-on-chips
by: Dan LIU, et al.
Published: (2012-11-01) -
Preamble Design and Noncoherent ToA Estimation for Pulse-Based Wireless Networks-on-Chip Communications in the Terahertz Band
by: Pankaj Singh, et al.
Published: (2025-01-01)