A SP-SECE None-Residual Charge PEH Interface Circuit With an Optimized Phase Delay
<italic>Self-Powered Synchronous Electric Charge Extraction</italic> (<italic>SP-SECE</italic>) suffers from the inherent phase inconsistency between the switching instant, which manipulates the voltage, and the moment of zero-crossing of the piezoelectric current. This degra...
Saved in:
| Main Author: | |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2025-01-01
|
| Series: | IEEE Open Journal of Power Electronics |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/10947531/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Summary: | <italic>Self-Powered Synchronous Electric Charge Extraction</italic> (<italic>SP-SECE</italic>) suffers from the inherent phase inconsistency between the switching instant, which manipulates the voltage, and the moment of zero-crossing of the piezoelectric current. This degrades its energy extraction efficiency of it. This paper proposes a novel <italic>SP-SECE</italic> circuit to improve the <italic>Phase Delay</italic> (<italic>PD</italic>) introduced by <italic>Voltage Retreatment</italic> (<italic>VR</italic>) and <italic>Residual Charge</italic> (<italic>RC</italic>) left on the <italic>Piezoelectric Energy Harvester</italic> (<italic>PEH</italic>) capacitor after completion of <italic>SECE</italic> execution. To address the <italic>VR</italic> effect, the circuit employs a new reference branch, which can improve the timing of the <italic>SECE</italic> action. The <italic>RC</italic> issue is mitigated using a low-power sub-circuit, which removes the remaining charge on the <italic>PEH</italic> capacitor after each energy extraction. Post-layout simulations of the proposed circuit in a standard 180-nm <italic>CMOS</italic> technology verify that the losses linked to <italic>PD</italic> introduced by <italic>VR</italic> and <italic>RC</italic> phenomena are significantly reduced, increasing the net output power. Moreover, the proposed circuit achieves an extraction efficiency of 82% and a <italic>FOM<sub>MOPIR</sub></italic> of 300% at a peak voltage of 3.3 V. |
|---|---|
| ISSN: | 2644-1314 |