A Physical Charge-Based Analytical Threshold Voltage Model for Cryogenic CMOS Design
This paper proposes a physical charge-based analytical MOSFET threshold voltage model that explicitly incorporates interface-trapped charges which have been identified as playing a dominant role in defining threshold voltage trends in deep cryogenic temperatures. The model retains standard threshold...
Saved in:
| Main Authors: | Hao Su, Yiyuan Cai, Shenghua Zhou, Guangchong Hu, Yu He, Yunfeng Xie, Yuhuan Lin, Chunhui Li, Tianqi Zhao, Jun Lan, Wenhui Wang, Wenxin Li, Feichi Zhou, Xiaoguang Liu, Longyang Lin, Yida Li, Hongyu Yu, Kai Chen |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
IEEE
2024-01-01
|
| Series: | IEEE Journal of the Electron Devices Society |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/10416243/ |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Cryogenic Characterization of Low-Frequency Noise in 40-nm CMOS
by: Gerd Kiene, et al.
Published: (2024-01-01) -
Cryo-CMOS Bias-Voltage Generation and Demultiplexing at mK Temperatures for Large-Scale Arrays of Quantum Devices
by: Job van Staveren, et al.
Published: (2025-01-01) -
A Comprehensive Study of Threshold Voltage Extraction Techniques From Room to Cryogenic Temperatures
by: Wajid Manzoor, et al.
Published: (2025-01-01) -
Low Power-High Gain Bulk-Driven 3 Stages CMOS Miller OTA in 130nm Technology
by: Engin Afacan
Published: (2020-10-01) -
Impact-Ionization-Based High-Endurance One-Transistor Bulk CMOS Cryogenic Memory
by: Pragya R. Shrestha, et al.
Published: (2025-01-01)