Low Power Delay Product 8-bit ALU Design using Decoder and Data Selector
The semiconductor circuits dissipate energy in the form of binary digits. This dissipation of energy is in the form of power consumption. ALU is complex circuit and is one of many components within CPU. It performs mathematical and bitwise operations. This paper proposes a new low power 8 bit ALU di...
Saved in:
| Main Authors: | , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
OICC Press
2024-02-01
|
| Series: | Majlesi Journal of Electrical Engineering |
| Subjects: | |
| Online Access: | https://oiccpress.com/mjee/article/view/4814 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1850237752357945344 |
|---|---|
| author | Nagarjuna Telagam Nehru Kandasamy |
| author_facet | Nagarjuna Telagam Nehru Kandasamy |
| author_sort | Nagarjuna Telagam |
| collection | DOAJ |
| description | The semiconductor circuits dissipate energy in the form of binary digits. This dissipation of energy is in the form of power consumption. ALU is complex circuit and is one of many components within CPU. It performs mathematical and bitwise operations. This paper proposes a new low power 8 bit ALU digital circuit for nano scale regions. The proposed ALU has two 4x1 data selectors, 2x4 decoder and an adder circuit as sub modules. The output of 2x4 decoder is connected to 3 input NAND, AND, OR, XOR gates. With the help of selection lines of multiplexer the conventional operations of ALU such as logical operations are performed. This proposed ALU caters the need of digital signal processing tools. Present ALU structure is simulated in Linux Computer using Cadence Virtuoso software and implemented in 180mm technology. The proposed ALU has delay of 386.0ps and average power of 677.2uW. The power delay product shows 65.58 % improvement when compared to the conventional 8-bit ALU design |
| format | Article |
| id | doaj-art-da16321e0e404aaaac701f170a7e9220 |
| institution | OA Journals |
| issn | 2345-377X 2345-3796 |
| language | English |
| publishDate | 2024-02-01 |
| publisher | OICC Press |
| record_format | Article |
| series | Majlesi Journal of Electrical Engineering |
| spelling | doaj-art-da16321e0e404aaaac701f170a7e92202025-08-20T02:01:40ZengOICC PressMajlesi Journal of Electrical Engineering2345-377X2345-37962024-02-01121Low Power Delay Product 8-bit ALU Design using Decoder and Data SelectorNagarjuna Telagam0Nehru Kandasamy1Institute of Aeronautical Engineering, Electronics and communication Engineering, Hyderabad, IndiaProfessor, Institute of Aeronautical Engineering, Electronics and communication Engineering, Hyderabad, IndiaThe semiconductor circuits dissipate energy in the form of binary digits. This dissipation of energy is in the form of power consumption. ALU is complex circuit and is one of many components within CPU. It performs mathematical and bitwise operations. This paper proposes a new low power 8 bit ALU digital circuit for nano scale regions. The proposed ALU has two 4x1 data selectors, 2x4 decoder and an adder circuit as sub modules. The output of 2x4 decoder is connected to 3 input NAND, AND, OR, XOR gates. With the help of selection lines of multiplexer the conventional operations of ALU such as logical operations are performed. This proposed ALU caters the need of digital signal processing tools. Present ALU structure is simulated in Linux Computer using Cadence Virtuoso software and implemented in 180mm technology. The proposed ALU has delay of 386.0ps and average power of 677.2uW. The power delay product shows 65.58 % improvement when compared to the conventional 8-bit ALU designhttps://oiccpress.com/mjee/article/view/4814ALUData Selector. CMOSDecoderFinFETFPGAHDL |
| spellingShingle | Nagarjuna Telagam Nehru Kandasamy Low Power Delay Product 8-bit ALU Design using Decoder and Data Selector Majlesi Journal of Electrical Engineering ALU Data Selector. CMOS Decoder FinFET FPGA HDL |
| title | Low Power Delay Product 8-bit ALU Design using Decoder and Data Selector |
| title_full | Low Power Delay Product 8-bit ALU Design using Decoder and Data Selector |
| title_fullStr | Low Power Delay Product 8-bit ALU Design using Decoder and Data Selector |
| title_full_unstemmed | Low Power Delay Product 8-bit ALU Design using Decoder and Data Selector |
| title_short | Low Power Delay Product 8-bit ALU Design using Decoder and Data Selector |
| title_sort | low power delay product 8 bit alu design using decoder and data selector |
| topic | ALU Data Selector. CMOS Decoder FinFET FPGA HDL |
| url | https://oiccpress.com/mjee/article/view/4814 |
| work_keys_str_mv | AT nagarjunatelagam lowpowerdelayproduct8bitaludesignusingdecoderanddataselector AT nehrukandasamy lowpowerdelayproduct8bitaludesignusingdecoderanddataselector |