Research and Development on Dual FPGA Structure Based Universal MVB Interface
For the limitation of MVB cards in railway only adapting in MVB-cPCI or MVB-PC/104 bus, a new communication method was given, by detecting buses connecting status with ARM microprocessor, automatically loading different procedures upon FPGA, to realize the interconnection of MVB communicate with oth...
Saved in:
| Main Authors: | , , , |
|---|---|
| Format: | Article |
| Language: | zho |
| Published: |
Editorial Department of Electric Drive for Locomotives
2012-01-01
|
| Series: | 机车电传动 |
| Subjects: | |
| Online Access: | http://edl.csrzic.com/thesisDetails#10.13890/j.issn.1000-128x.2012.04.003 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1849729274131513344 |
|---|---|
| author | CHEN Te-fang DAN Xing-wen CHENG Shu DENG Jiang-ming |
| author_facet | CHEN Te-fang DAN Xing-wen CHENG Shu DENG Jiang-ming |
| author_sort | CHEN Te-fang |
| collection | DOAJ |
| description | For the limitation of MVB cards in railway only adapting in MVB-cPCI or MVB-PC/104 bus, a new communication method was given, by detecting buses connecting status with ARM microprocessor, automatically loading different procedures upon FPGA, to realize the interconnection of MVB communicate with other system buses (such as MVB-USB, MVB-Ethernet bus, etc.) by the universal MVB interface unit. With the designed universal MVB interface, application range of MVB cards extended, and compatibility of on-board devices was enhanced. Interface design of multiple system buses connection based on FPGA was expounded theoretically, and the prototype was realized and tested, which showed that this study could be used to develop the high-rate-communication devices of TCN5. |
| format | Article |
| id | doaj-art-d592ecac15be490797fae9fa352ff4d8 |
| institution | DOAJ |
| issn | 1000-128X |
| language | zho |
| publishDate | 2012-01-01 |
| publisher | Editorial Department of Electric Drive for Locomotives |
| record_format | Article |
| series | 机车电传动 |
| spelling | doaj-art-d592ecac15be490797fae9fa352ff4d82025-08-20T03:09:16ZzhoEditorial Department of Electric Drive for Locomotives机车电传动1000-128X2012-01-011520900988Research and Development on Dual FPGA Structure Based Universal MVB InterfaceCHEN Te-fangDAN Xing-wenCHENG ShuDENG Jiang-mingFor the limitation of MVB cards in railway only adapting in MVB-cPCI or MVB-PC/104 bus, a new communication method was given, by detecting buses connecting status with ARM microprocessor, automatically loading different procedures upon FPGA, to realize the interconnection of MVB communicate with other system buses (such as MVB-USB, MVB-Ethernet bus, etc.) by the universal MVB interface unit. With the designed universal MVB interface, application range of MVB cards extended, and compatibility of on-board devices was enhanced. Interface design of multiple system buses connection based on FPGA was expounded theoretically, and the prototype was realized and tested, which showed that this study could be used to develop the high-rate-communication devices of TCN5.http://edl.csrzic.com/thesisDetails#10.13890/j.issn.1000-128x.2012.04.003MVBuniversal interfaceFPGAARM. |
| spellingShingle | CHEN Te-fang DAN Xing-wen CHENG Shu DENG Jiang-ming Research and Development on Dual FPGA Structure Based Universal MVB Interface 机车电传动 MVB universal interface FPGA ARM. |
| title | Research and Development on Dual FPGA Structure Based Universal MVB Interface |
| title_full | Research and Development on Dual FPGA Structure Based Universal MVB Interface |
| title_fullStr | Research and Development on Dual FPGA Structure Based Universal MVB Interface |
| title_full_unstemmed | Research and Development on Dual FPGA Structure Based Universal MVB Interface |
| title_short | Research and Development on Dual FPGA Structure Based Universal MVB Interface |
| title_sort | research and development on dual fpga structure based universal mvb interface |
| topic | MVB universal interface FPGA ARM. |
| url | http://edl.csrzic.com/thesisDetails#10.13890/j.issn.1000-128x.2012.04.003 |
| work_keys_str_mv | AT chentefang researchanddevelopmentondualfpgastructurebaseduniversalmvbinterface AT danxingwen researchanddevelopmentondualfpgastructurebaseduniversalmvbinterface AT chengshu researchanddevelopmentondualfpgastructurebaseduniversalmvbinterface AT dengjiangming researchanddevelopmentondualfpgastructurebaseduniversalmvbinterface |