Fast and low‐power leading‐one detectors for energy‐efficient logarithmic computing
Abstract The logarithmic number system (LNS) can be used to simplify the computation of arithmetic functions, such as multiplication. This article proposes three leading‐one detectors (LODs) to speed up the binary logarithm calculation in the LNS. The first LOD (LOD I) uses a single fixed value to a...
Saved in:
Main Authors: | Mohammad Saeed Ansari, Shyama Gandhi, Bruce F. Cockburn, Jie Han |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2021-07-01
|
Series: | IET Computers & Digital Techniques |
Subjects: | |
Online Access: | https://doi.org/10.1049/cdt2.12019 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Multi‐precision binary multiplier architecture for multi‐precision floating‐point multiplication
by: Geetam Singh Tomar, et al.
Published: (2021-08-01) -
FPGA‐based implementation of floating point processing element for the design of efficient FIR filters
by: Tintu Mary John, et al.
Published: (2021-07-01) -
Cognitive and Neural Differences in Exact and Approximate Arithmetic Using the Production Paradigm: An fNIRS Study
by: Tianqi Yue, et al.
Published: (2025-01-01) -
Comprehensive survey of ternary full adders: Statistics, corrections, and assessments
by: Sarina Nemati, et al.
Published: (2023-05-01) -
An applied noise model for scintillation-based CCD detectors in transmission electron microscopy
by: Christian Zietlow, et al.
Published: (2025-01-01)