The Design of a Low-Power Pipelined ADC for IoT Applications
This paper proposes a low-power 10-bit 20 MS/s pipelined analog-to-digital converter (ADC) designed for the burgeoning needs of low-data-rate communication systems, particularly within the Internet of Things (IoT) domain. To reduce power usage, multiple power-saving techniques are combined, such as...
Saved in:
| Main Authors: | Junkai Zhang, Tao Sun, Zunkai Huang, Wei Tao, Ning Wang, Li Tian, Yongxin Zhu, Hui Wang |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
MDPI AG
2025-02-01
|
| Series: | Sensors |
| Subjects: | |
| Online Access: | https://www.mdpi.com/1424-8220/25/5/1343 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
An Energy-Efficient Pipeline-SAR ADC Using Linearized Dynamic Amplifiers and Input Buffer in 22nm FDSOI
by: Bangda Yang, et al.
Published: (2025-01-01) -
A 2.1 GS/s 2-Channel Pipeline-SAR ADC With Speed-Enhanced Bootstrap Switch and Low-Latency SAR Logic
by: Tao Fu, et al.
Published: (2025-01-01) -
A 20-bit SAR-Assisted Extended Counting Incremental ADC With a Clock-Controlled PGA Buffer
by: Xueke Xu, et al.
Published: (2025-01-01) -
Innovative Analog Processing-Based Approach for Power-Efficient Wireless Transceivers
by: Mir Mahdi Safari, et al.
Published: (2024-01-01) -
Farms in areas facing natural constraints– challenges and opportunities
by: Bozhura Fidanska
Published: (2025-04-01)