SRAM and Mixed-Signal Logic With Noise Immunity in 3-nm Nano-Sheet Technology
A modular 4.26 Mb SRAM based on a 82 Kb/block structure with mixed signal logic is fabricated, characterized, and demonstrated with full functionality in a 3-nm nanosheet (NS) technology. Designed macros utilize new circuits for supply boosting, read, and write assist techniques. The proposed circui...
Saved in:
Main Authors: | Rajiv V. Joshi, J. Frougier, Alberto Cestero, Crystal Castellanos, Sudipto Chakraborty, Carl Radens, M. Silvestre, S. Lucarini, I. Ahsan, E. Leobandung |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2025-01-01
|
Series: | IEEE Open Journal of the Solid-State Circuits Society |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/10839490/ |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Performance Optimization of Fabricated Nanosheet GAA CMOS Transistors and 6T-SRAM Cells via Source/Drain Doping Engineering
by: Xuexiang Zhang, et al.
Published: (2025-01-01) -
A novel 8T SRAM cell using PFC and PPC VS-CNTFET transistor
by: Vipin Kumar Sharma, et al.
Published: (2025-01-01) -
Analytical subthreshold swing model of junctionless elliptic gate-all-around (GAA) FET
by: Hakkee Jung
Published: (2024-04-01) -
Reliable SRAM using NAND‐NOR Gate in beyond‐CMOS QCA technology
by: Marshal Raj, et al.
Published: (2021-05-01) -
A Survey of Computing-in-Memory Processor: From Circuit to Application
by: Wenyu Sun, et al.
Published: (2024-01-01)