Programmable RF Receiver Related On-Chip Photonic Processor

This study reports and experimentally demonstrates a programmable on-chip photonic processor towards different RF receiver configurations. The Si<sub>3</sub>N<sub>4</sub> processor is built by interconnecting independent subunits such as simple and complex Mach-Zehnder interf...

Full description

Saved in:
Bibliographic Details
Main Authors: Dong Liang, Jose Capmany, Daniel Perez, Prometheus Dasmahapatra, Qinggui Tan, Xiaojun Li, Li Li, Yong Liu
Format: Article
Language:English
Published: IEEE 2021-01-01
Series:IEEE Photonics Journal
Subjects:
Online Access:https://ieeexplore.ieee.org/document/9328472/
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This study reports and experimentally demonstrates a programmable on-chip photonic processor towards different RF receiver configurations. The Si<sub>3</sub>N<sub>4</sub> processor is built by interconnecting independent subunits such as simple and complex Mach-Zehnder interferometers and Ring resonators. The design, fabrication, and characterization of a dedicated chip are described. As a proof of concept, it can be used as a reconfigurable filter with distinct frequency response. More importantly, a thorough RF receiver related passive processor including out-of-band suppression, carrier-sideband routing, channelization filtering, as well as I-Q mixing prior to an optical detection stage. This is effective proof of a programmable integrated processor encompassing most passive filtering and routing subunits for broadband photonic RF receiver.
ISSN:1943-0655