Text this: High level modeling of Dynamic Reconfigurable FPGAs