Low-density parity-check representation of fault-tolerant quantum circuits
In fault-tolerant quantum computing, quantum algorithms are implemented through quantum circuits capable of error correction. These circuits are typically constructed based on specific quantum error correction codes, with consideration given to the characteristics of the underlying physical platform...
Saved in:
Main Author: | Ying Li |
---|---|
Format: | Article |
Language: | English |
Published: |
American Physical Society
2025-01-01
|
Series: | Physical Review Research |
Online Access: | http://doi.org/10.1103/PhysRevResearch.7.013115 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A Self-Checking Hardware Journal for a Fault-Tolerant Processor Architecture
by: Mohsin Amin, et al.
Published: (2011-01-01) -
Critical Gates Identification for Fault-Tolerant Design in Math Circuits
by: Tian Ban, et al.
Published: (2017-01-01) -
Handing Tolerance Problem in Fault Diagnosis of Linear-Analogue Circuits with Accurate Statistics Approach
by: Xin Gao, et al.
Published: (2013-01-01) -
Benchmarking Quantum Circuit Transformation With QKNOB Circuits
by: Sanjiang Li, et al.
Published: (2025-01-01) -
Novel Design for Quantum Dots Cellular Automata to Obtain Fault-Tolerant Majority Gate
by: Razieh Farazkish, et al.
Published: (2012-01-01)