Efficient Algorithms for Optimal 4-Bit Reversible Logic System Synthesis
Owing to the exponential nature of the memory and run-time complexity, many methods can only synthesize 3-bit reversible circuits and cannot synthesize 4-bit reversible circuits well. We mainly absorb the ideas of our 3-bit synthesis algorithms based on hash table and present the efficient algorithm...
Saved in:
Main Authors: | Zhiqiang Li, Hanwu Chen, Guowu Yang, Wenjie Liu |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2013-01-01
|
Series: | Journal of Applied Mathematics |
Online Access: | http://dx.doi.org/10.1155/2013/291410 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Stochastic logic in biased coupled photonic probabilistic bits
by: Michael Horodynski, et al.
Published: (2025-01-01) -
Experimental and Numerical Analysis of Flow Behavior for Reverse Circulation Drill Bit with Inserted Swirl Vanes
by: Cheng Yang, et al.
Published: (2022-01-01) -
Energy-Efficient Discrete Cosine Transform Architecture Using Reversible Logic for IoT-Enabled Consumer Electronics
by: Muhammad Awais, et al.
Published: (2025-01-01) -
Storage-Efficient 16-Bit Hybrid IP Traceback with Single Packet
by: Ming Hour Yang
Published: (2014-01-01) -
Design of generic vedic ALU using reversible logic
by: Kanchan S. Tiwari
Published: (2025-04-01)