Text this: Coupled variable‐input LCG and clock divider‐based large period pseudo‐random bit generator on FPGA