SerDes link co-simulation and passive link optimization design
As the signal transmission rate of the SerDes link increases, the signal integrity (SI) challenge increases further as the channel link passes through PKG and PCB boards, through holes, AC capacitors and connectors. This paper provides a transmission system based on SerDes 32 Gbps-NRZ channel, optim...
Saved in:
| Main Authors: | , |
|---|---|
| Format: | Article |
| Language: | zho |
| Published: |
National Computer System Engineering Research Institute of China
2025-01-01
|
| Series: | Dianzi Jishu Yingyong |
| Subjects: | |
| Online Access: | http://www.chinaaet.com/article/3000169847 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Summary: | As the signal transmission rate of the SerDes link increases, the signal integrity (SI) challenge increases further as the channel link passes through PKG and PCB boards, through holes, AC capacitors and connectors. This paper provides a transmission system based on SerDes 32 Gbps-NRZ channel, optimizes the design of BGA holes in passive channels, AC coupling capacitor pad, and Pin pins of FMC connectors, improves the impedance consistency in channels, and establishes a more accurate passive link channel model, combined with the active IBIS-AMI model of the chip, the influence of the optimized channel on the eye image is compared and analyzed, which ensures the stable transmission of 32 Gbps-NRZ high-speed signal. |
|---|---|
| ISSN: | 0258-7998 |