An Asynchronous FPGA Block with Its Tech-Mapping Algorithm Dedicated to Security Applications
This paper presents an FPGA tech-mapping algorithm dedicated to security applications. The objective is to implement—on a full-custom asynchronous FPGA—secured functions that need to be robust against side-channel attacks (SCAs). The paper briefly describes the architecture of this FPGA that has bee...
Saved in:
| Main Authors: | Taha Beyrouthy, Laurent Fesquet |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2013-01-01
|
| Series: | International Journal of Reconfigurable Computing |
| Online Access: | http://dx.doi.org/10.1155/2013/517947 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Burst-Mode Asynchronous Controllers on FPGA
by: Duarte L. Oliveira, et al.
Published: (2008-01-01) -
Reducing Power of BLAKE3 implementations with dedicated FPGA resources
by: Jarosław Sugier
Published: (2025-07-01) -
Architecture and Application-Aware Management of Complexity of Mapping Multiplication to FPGA DSP Blocks in High Level Synthesis
by: Sharad Sinha, et al.
Published: (2014-01-01) -
Efficient Stereo Visual Odometry on FPGA Featuring On-Chip Map Management and Pipelined Descriptor-Based Block Matching
by: Yuki Ichikawa, et al.
Published: (2024-01-01) -
SIFO: Secure Computational Infrastructure Using FPGA Overlays
by: Xin Fang, et al.
Published: (2019-01-01)