Low-cost CMOS BM-TIA Design for PON
【Objective】With the rapid growth in demand for high-speed Passive Optical Networks (PONs), low-cost, low-noise Burst Mode Transimpedance Amplifiers (BM-TIAs) have become a key limiting factor. In this paper, a fast-settling, low-noise BM-TIA for 10 Gigabit Symmetrical Passive Optical Network (XGS-PO...
Saved in:
| Main Authors: | , , , , , , , |
|---|---|
| Format: | Article |
| Language: | zho |
| Published: |
《光通信研究》编辑部
2025-02-01
|
| Series: | Guangtongxin yanjiu |
| Subjects: | |
| Online Access: | http://www.gtxyj.com.cn/thesisDetails#10.13756/j.gtxyj.2025.230163 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1850191547602042880 |
|---|---|
| author | ZHAO Wanqing XIA Yifei LI Jia XU Songqin MA Shuaizhe YANG Ruixuan GENG Li LI Dan |
| author_facet | ZHAO Wanqing XIA Yifei LI Jia XU Songqin MA Shuaizhe YANG Ruixuan GENG Li LI Dan |
| author_sort | ZHAO Wanqing |
| collection | DOAJ |
| description | 【Objective】With the rapid growth in demand for high-speed Passive Optical Networks (PONs), low-cost, low-noise Burst Mode Transimpedance Amplifiers (BM-TIAs) have become a key limiting factor. In this paper, a fast-settling, low-noise BM-TIA for 10 Gigabit Symmetrical Passive Optical Network (XGS-PON) is designed based on a low-cost 40 nm Complementary Metal Oxide Semiconductor (CMOS) process, which is compatible with three signal rates: 12.5, 10.0 and 2.5 Gbit/s.【Methods】To overcome the bandwidth and noise limitations of the CMOS process, the TIA achieves the required low noise through multi-stage amplification, an input inductor balancing network, and an increased power supply voltage. The gain adjustment is achieved by a combination of feedforward amplification and feedback resistance, enabling three gain levels and rate variations. To address burst-mode signals, fast direct current cancellation loop Automatic Offset Cancellation (AOC) is used to accurately eliminate the Direct Current (DC) input from the Avalanche Photodiode (APD). The charge-sharing techniques are employed to speed up the establishment of the offset cancellation loop and suppress the baseline drift by converting the AOC loop time constant.【Results】The chip is designed and manufactured using a 40 nm CMOS process, with a die size of 945 μm×945 μm. The chip is tested with a commercial 10 Gbit/s APD in a Transistor Outline Can (TO-CAN) package. The test results show that the sensitivity of the chip at 12.5, 10.0 and 2.5 Gbit/s is －29.7，－33.0 and －37.6 dBm, respectively. The saturated input photocurrent can reach 2.5 mA at different data rates, and the chip achieves a large input dynamic range of 24.7, 28.2 and 32.8 dB for the three data rates. The static power consumption of the chip is 82.5 mW, and the AOC settling time in burst-mode is less than 23 ns across the entire input optical power range.【Conclusion】This chip, applied in XGS-PON, not only provides reference for the design of low-cost and low-noise BM-TIAs based on CMOS process but also has guiding significance for chip design in higher-speed PON scenarios. |
| format | Article |
| id | doaj-art-b767b924a523486db2ccaac32bc817c3 |
| institution | OA Journals |
| issn | 1005-8788 |
| language | zho |
| publishDate | 2025-02-01 |
| publisher | 《光通信研究》编辑部 |
| record_format | Article |
| series | Guangtongxin yanjiu |
| spelling | doaj-art-b767b924a523486db2ccaac32bc817c32025-08-20T02:14:53Zzho《光通信研究》编辑部Guangtongxin yanjiu1005-87882025-02-01230163-0782629820Low-cost CMOS BM-TIA Design for PONZHAO WanqingXIA YifeiLI JiaXU SongqinMA ShuaizheYANG RuixuanGENG LiLI Dan【Objective】With the rapid growth in demand for high-speed Passive Optical Networks (PONs), low-cost, low-noise Burst Mode Transimpedance Amplifiers (BM-TIAs) have become a key limiting factor. In this paper, a fast-settling, low-noise BM-TIA for 10 Gigabit Symmetrical Passive Optical Network (XGS-PON) is designed based on a low-cost 40 nm Complementary Metal Oxide Semiconductor (CMOS) process, which is compatible with three signal rates: 12.5, 10.0 and 2.5 Gbit/s.【Methods】To overcome the bandwidth and noise limitations of the CMOS process, the TIA achieves the required low noise through multi-stage amplification, an input inductor balancing network, and an increased power supply voltage. The gain adjustment is achieved by a combination of feedforward amplification and feedback resistance, enabling three gain levels and rate variations. To address burst-mode signals, fast direct current cancellation loop Automatic Offset Cancellation (AOC) is used to accurately eliminate the Direct Current (DC) input from the Avalanche Photodiode (APD). The charge-sharing techniques are employed to speed up the establishment of the offset cancellation loop and suppress the baseline drift by converting the AOC loop time constant.【Results】The chip is designed and manufactured using a 40 nm CMOS process, with a die size of 945 μm×945 μm. The chip is tested with a commercial 10 Gbit/s APD in a Transistor Outline Can (TO-CAN) package. The test results show that the sensitivity of the chip at 12.5, 10.0 and 2.5 Gbit/s is －29.7，－33.0 and －37.6 dBm, respectively. The saturated input photocurrent can reach 2.5 mA at different data rates, and the chip achieves a large input dynamic range of 24.7, 28.2 and 32.8 dB for the three data rates. The static power consumption of the chip is 82.5 mW, and the AOC settling time in burst-mode is less than 23 ns across the entire input optical power range.【Conclusion】This chip, applied in XGS-PON, not only provides reference for the design of low-cost and low-noise BM-TIAs based on CMOS process but also has guiding significance for chip design in higher-speed PON scenarios.http://www.gtxyj.com.cn/thesisDetails#10.13756/j.gtxyj.2025.230163CMOS technologyXGS-PONBM-TIAmulti-rate compatiblefast setup |
| spellingShingle | ZHAO Wanqing XIA Yifei LI Jia XU Songqin MA Shuaizhe YANG Ruixuan GENG Li LI Dan Low-cost CMOS BM-TIA Design for PON Guangtongxin yanjiu CMOS technology XGS-PON BM-TIA multi-rate compatible fast setup |
| title | Low-cost CMOS BM-TIA Design for PON |
| title_full | Low-cost CMOS BM-TIA Design for PON |
| title_fullStr | Low-cost CMOS BM-TIA Design for PON |
| title_full_unstemmed | Low-cost CMOS BM-TIA Design for PON |
| title_short | Low-cost CMOS BM-TIA Design for PON |
| title_sort | low cost cmos bm tia design for pon |
| topic | CMOS technology XGS-PON BM-TIA multi-rate compatible fast setup |
| url | http://www.gtxyj.com.cn/thesisDetails#10.13756/j.gtxyj.2025.230163 |
| work_keys_str_mv | AT zhaowanqing lowcostcmosbmtiadesignforpon AT xiayifei lowcostcmosbmtiadesignforpon AT lijia lowcostcmosbmtiadesignforpon AT xusongqin lowcostcmosbmtiadesignforpon AT mashuaizhe lowcostcmosbmtiadesignforpon AT yangruixuan lowcostcmosbmtiadesignforpon AT gengli lowcostcmosbmtiadesignforpon AT lidan lowcostcmosbmtiadesignforpon |